1. Introduction {#s1}
===============

For many years, the field of neuromorphic engineering has struggled to develop practical neuro-computing devices that mimicked the principles and operations of biological brains, by directly exploiting the physics of electronic devices in mixed analog/digital VLSI (Indiveri and Horiuchi, [@B39]). However, there always was a clamor for a compact and distributed non-volatile memory, possibly tightly coupled to the signal processing components (neurons), so that the biological synapses counterparts could be properly emulated. The recent advent of nanoscale memristive-like devices (Wuttig and Yamada, [@B93]; Strukov et al., [@B85]; Yang et al., [@B94]; Jo et al., [@B41]; Govoreanu et al., [@B33]; Lee et al., [@B47]; Chanthbouala et al., [@B15]; Kuzum et al., [@B45]; Prodromakis et al., [@B69]) opens the possibility of large-scale bio-inspired neural network implementations with minimal size-requirements for those elements in the circuit that are most numerous and therefore most space-intense: plastic synaptic connections. The strength of a synaptic link between two neighboring neurons depends on its history and more explicitly by the overall amount of neurotransmitters that has been propagated through it after a relevant neural spike. In similar fashion, the strength of a **memristor**, i.e., its memristance (or instantaneous resistance) is dictated by the amount of charge *q* that has flown through it or the accumulated voltage flux ϕ. Additionally, the intrinsic non-linear nature of practical solid-state memristors resembles the behavior of neural synapses.

On the other hand, and independently of the new nanoscale devices availability, the neuromorphic engineering field evolved naturally toward circuits and systems exploiting spiking signal encoding, as in biology. For example, a large collection of spike-driven vision sensors have been reported, such as sensors for luminance (Culurciello et al., [@B24]; Chen et al., [@B16]), temporal contrast (Barbaro et al., [@B3]; Mallik et al., [@B53]; Chan et al., [@B13]; Lichtsteiner et al., [@B50]; Leñero-Bardallo et al., [@B49]; Posch et al., [@B67]; Serrano-Gotarredona and Linares-Barranco, [@B81]), motion (Kramer, [@B44]; Sarpeshkar et al., [@B77]; Ozalevli and Higgins, [@B65]), and spatial contrast (Ruedi et al., [@B75]; Zaghloul and Boahen, [@B97]; Costas-Santos et al., [@B23]; Massari et al., [@B58]; Leñero-Bardallo et al., [@B48]). Spike-driven principles have also been used for auditory systems (Sarpeshkar et al., [@B76]; Wen and Boahen, [@B91], [@B92]; Chan et al., [@B14]), competition and Winner-Take-All networks (Indiveri, [@B37]; Chicca et al., [@B17]; Oster et al., [@B64]), learning (Mill et al., [@B59]), classification (Mitra et al., [@B60]), fall detection (Fu et al., [@B29]), and systems distributed over wireless sensor networks (Teixeira et al., [@B86]; Massari et al., [@B58]). Apart from real-time sensing, spike-driven processing systems can produce extremely fast responses. Examples of spike-driven processing modules (chips) are those that, emulating biological neocortical structures, perform spatio-temporal feature extraction such as fixed-kernel (Venier et al., [@B89]; Choi et al., [@B18]) or programmable kernel (Serrano-Gotarredona et al., [@B79]; Camuñas-Mesa et al., [@B10], [@B11]) 2D convolutions, and generic massive neural processing (Vogelstein et al., [@B90]; Fieres et al., [@B27]; Khan et al., [@B43]; Serrano-Gotarredona et al., [@B80]; Zamarreno-Ramos et al., [@B99]).

Unavoidably, the learning capability is one key characteristic that is required for building cognitive artificial neural systems. Recently proposed artificial neural processing systems spend great resources for this task: the multi-million European initiative *FACETS/BrainScales* (Fieres et al., [@B27]) is developing a 200.000 neuron wafer[^1^](#fn0001){ref-type="fn"} where most of the silicon area is used for implementing **Spike-Timing-Dependent-Plasticity (STDP)** learning mechanisms in the synapses. The UK initiative *SpiNNaker* (Khan et al., [@B43]) based on multi-processors ARM technology has to use hybrid packaging technology in order to encapsulate two separate Silicon chips into each chip package: one chip is being the genuine SpiNNaker chip with 18 ARM[^2^](#fn0002){ref-type="fn"} CPUs, and the second chip being a commercial 128MB DRAM chip for local synaptic storage. Both the learning mechanisms and the storage of learned parameters require substantial silicon real-estate in traditional silicon-based chip technology.

However, the advent of new nanoscale technologies has shed new expectations, giving hopes for the development of ultra-compact, fast and efficient learning and storage mechanisms that may result in affordable, low power, compact, large scale, artificial neural systems (Wuttig and Yamada, [@B93]; Strukov et al., [@B85]; Yang et al., [@B94]; Jo et al., [@B41]; Govoreanu et al., [@B33]; Lee et al., [@B47]; Chanthbouala et al., [@B15]; Kuzum et al., [@B45]; Prodromakis et al., [@B69]). A very promising new class of nanoscale devices is the one that comprises the so called *memristors* (Chua, [@B20]; Chua and Kang, [@B22]; Strukov et al., [@B85]; Borghetti et al., [@B8]; Jo et al., [@B42], [@B41]), whose distinct characteristic is that they have ***mem**ory* while they operate like variable two-terminal *res**istors***. It was recently postulated that such tiny nanoscale devices, when driven by appropriately shaped voltage pulses, could be embedded within traditional CMOS[^3^](#fn0003){ref-type="fn"} microchips, resulting in truly asynchronous[^4^](#fn0004){ref-type="fn"} artificial learning neural "tissue" equipped with STDP (Linares-Barranco and Serrano-Gotarredona, [@B52],[@B51]; Zamarreño-Ramos et al., [@B98]).

Although this still needs to be proven experimentally and all practical limitations are yet to be identified, while memristors are continuously being improved and optimized over many labs worldwide, the potential of building very dense hybrid memristive-CMOS learning systems is there. The resulting implementations can be extremely compact STDP-equipped systems, which contrast with pure CMOS-based attempts that either have resulted in physical STDP synapses consuming significant chip real-estate (Fieres et al., [@B27]) or complex computational work arounds in more algorithmic solutions (Rast et al., [@B72]; Davies et al., [@B25]). In this paper we quickly review the basic principles behind exploiting memristance for asynchronous STDP and extend the original findings to other types of STDP. In the next section we quickly review the memristor concept as well as some of the postulated physical mechanisms responsible for its operation. After this, section 6 summarizes STDP and some variation of it, as well as additive, multiplicative and quadratic STDP. Sections 4 and 5 review how to combine memristors with specific CMOS neurons to result in different types of STDP. Section 6 mentions an application in the context of artificial vision, and section 7 provides conclusions.

2. Memristors
=============

Memristance was postulated in 1971 by Chua ([@B20]) as the fourth missing canonical circuit element through his famous symmetry argument, illustrated in Figure [1](#F1){ref-type="fig"}. According to circuit theoretical fundamentals, there are four basic electrical quantities (Chua et al., [@B21]): (1) voltage difference between two terminals "*v*," (2) current flowing through into a device terminal "*i*," (3) charge flowing through a device terminal or integral of current *q* = *∫i*(τ)*d*τ, and (4) flux or integral of voltage ϕ = *∫v*(τ)*d*τ. A two-terminal device is said to be canonical (Chua et al., [@B21]) if either two of the four basic electrical quantities are related by a static[^5^](#fn0005){ref-type="fn"} relationship, as shown in Figure [1](#F1){ref-type="fig"}. A resistor has a static relationship between terminal voltage *v* and device current *i*, as shown in Figure [1B](#F1){ref-type="fig"}. A capacitor shows a static relationship between charge *q* and voltage *v*, as shown in Figure [1C](#F1){ref-type="fig"}. An inductor has a static relationship between its current *i* and flux ϕ, as shown in Figure [1D](#F1){ref-type="fig"}. These three devices have been very well known since the origins of Electronics and Electricity. However, there are other possibilities for combining the four basic electrical quantities: (*q*, *i*), (*v*, ϕ), and (*q*, ϕ). Ignoring the combinations of a quantity with its own time derivative leaves us with one single additional possibility: (*q*, ϕ). This reasoning led Chua to postulate the existence of a fourth basic two-terminal element, which he called the *Memristor*. *Memristors* behave as resistances in which the resistance changes through some of the basic electrical quantities, and is somehow *memorized*. The memristor would show a static relationship between charge *q* and flux ϕ, as shown in Figure [1E](#F1){ref-type="fig"}. If the *q* vs. ϕ relationship is linear, the *memristor* degenerates into a linear resistor. Although none of the so-far reported memristors can be described by a static constitutive relationship in the (*q*, ϕ) plane (and thus, strictly speaking, the 1971 fourth canonical element is still missing), they all fall within Chua\'s 1976 generalization of *Memristive Systems* (Chua and Kang, [@B22]). From here on we will use the term *memristor* for Chua\'s 1976 definition of *memristive system*. Consequently, the simple concept of *memristance* as defined in Figure [1D](#F1){ref-type="fig"} can be extended to refer to any device exhibiting resistive behavior (its *i*/*v* curves cross the origin) whose resistance can change through some of the four basic electrical quantities (or a combination of them, or their time derivatives or integrals, etc.), while at the same time exhibiting *memory* for that resistance. In that case, more elaborate mathematical descriptions are required (Chua and Kang, [@B22]).

![**Four variables of circuit theory linked by six mathematical relations consisting of the functional relationships of the four passive circuit elements, Faradays law of induction and the definition of electric current. (A)** Chua\'s symmetry argument and **(B--E)** descriptions of the four canonical two-terminal devices. **(B)** A resistor is defined by a static relationship between a device\'s voltage and current. **(C)** A capacitor is defined by a static relationship between a device\'s charge and voltage. **(D)** An inductor is defined by a static relationship between a device\'s current and flux. **(E)** And a memristor is defined by a static relationship between a device\'s charge and flux.](fnins-07-00002-g0001){#F1}

Memristance has recently been demonstrated (with extraordinary impact among the research community) in nanoscale two-terminal devices, such as certain titanium-dioxide (Strukov et al., [@B85]; Borghetti et al., [@B8]; Prodromakis et al., [@B68], [@B69]) and amorphous Silicon (Jo et al., [@B42]) cross-point switches. However, memristive devices were reported earlier by other groups (Argall, [@B1]; Prodromakis et al., [@B70]). Memristance arises naturally in nanoscale devices because small voltages can yield enormous electric fields that produce the motion of charged atomic or molecular species, changing structural properties of a device (such as its doping profile) while it operates. Its functional characteristic has been a pinched hysteresis loop in the i--v domain (Figures [2C,D](#F2){ref-type="fig"}); a signature that has been observed in various dissipative devices (Prodromakis et al., [@B70]). Particularly nowadays various emerging resistive random-access memory (ReRAM) nano-devices (Chua, [@B19]), with one scaling extreme being the atomic switch (Terabe et al., [@B87]), are classified as being memristors, and show attributes that resemble biological synapses (Ohno, [@B63]) providing exciting prospects for demonstrating neuromorphic applications (Avizienis et al., [@B2]). Hysteresis is typically noticed in systems/devices that possess certain inertia, causing the value of a physical property to lag behind changes in the mechanism causing it; manifesting memory (Pershin and Di Ventra, [@B66]). Particularly in the case of nanoscale memristors, this inertia has been ascribed to Joule heating (Fursina et al., [@B30]), the electrochemical migration of oxygen ions (Nian et al., [@B62]) and vacancies (Yang et al., [@B94]), the lowering of Schottky barrier heights by trapped charge carriers at interfacial states (Hur et al., [@B36]), the phase-change (Wuttig and Yamada, [@B93]), the formation/rupture of conductive filaments (Kwon et al., [@B46]), Yang et al. ([@B95]) in a device\'s core, or even to some extent a combination of the aforementioned switching mechanisms.

![**Solid-state *TiO*~2~-based memristors fabricated at Imperial College London. (A)** Microphotograph of a memristor cross-bar array, with a close-up SEM illustration of a single cell appearing in the inset of **(A)**. **(B)** CHEMI-STEM map of a lamella cross-section of one of the devices shown in **(A)**: blue denotes Pt (top and bottom electrodes) while green and red correspond to *T*i and *O*~2~ species (Prodromakis et al., [@B69]). **(C)** Simulated and measured pinched hysteresis I-V characteristics (absolute memristor current \|I\| vs. signed memristor voltage V) (Prodromakis et al., [@B68]) in log scale or **(D)** linear scale, and **(E)** multi-state programming of a *TiO*~2~-based memristor: read pulses are positive and small amplitude (1V) that do not alter the resistance (memristance) of the memristor, while successive set pulses have negative high amplitude (3V) and do progressively alter the resistance (memristance) of the memristor.](fnins-07-00002-g0002){#F2}

Clearly, the impact of memristors is foreseen to be realized through their nanometric dimensions (see Figure [2B](#F2){ref-type="fig"} which is a cross section of one of the structures in Figure [2A](#F2){ref-type="fig"}), their capacity to store multiple bits or a continuum of information per element (Figure [2E](#F2){ref-type="fig"}) and the minuscule energy required to write distinct states, resulting in high spatial- and high storage-density well beyond the current state-of-the-art (Govoreanu et al., [@B33]). Nonetheless, the fact that the functional properties of such elements are associated with rate-limiting (frequency-dependent) electro- or thermo-dynamic changes that are contingent on both the present as well as the past environment, presents us with opportunities in exploiting them as novel computation elements.

By definition, memristors can be either voltage/flux driven or current/charge driven. Depending on the polarity of the set and reset potentials required to change resistive states (RS), the devices can be classified as unipolar (URS) or bipolar (BRS) (Schindler et al., [@B78]) and consequently, their circuit symbol must indicate somehow their polarity, as depicted in Figure [3A](#F3){ref-type="fig"}. Voltage/flux driven memristors can be described by (Chua and Kang, [@B22]) $$i_{\text{MR}} = G(w,\ v_{\text{MR}},\ t)v_{\text{MR}}$$ $$\overset{˙}{w} = f(w,\ v_{\text{MR}},\ t)$$ while current/charge driven memristors would be described as (Chua and Kang, [@B22]) $$v_{\text{MR}} = R(w,\ i_{\text{MR}},\ t)i_{\text{MR}}$$ $$\overset{˙}{w} = f(w,\ i_{\text{MR}},\ t)$$

![**(A)** Memristor asymmetric symbols. **(B)** Illustration of moving wall model describing memristor operation as two variable resistors in series. **(C)** Illustration of filament formation/annihilation model describing memristor operation as two variable resistances in parallel. **(D)** Experimentally measured STDP function ξ (Δ*T*) on biological synapses (data from Bi and Poo, [@B4], [@B5]). **(E)** Ideal STDP update function used in computational models of STDP synaptic learning. **(F)** Anti-STDP learning function for inhibitory STDP synapses. **(G)** Shape of memristor weight update function *f*(v~MR~), **(H)** spike-shape waveform.](fnins-07-00002-g0003){#F3}

Here *w* represents some *structural* property parameter of the memristor. For example, in the 2008 HP paper (Strukov et al., [@B85]) the operation of the reported memristor was postulated as described by the *moving wall model* depicted in Figure [3B](#F3){ref-type="fig"}. In this simplified model a memristor of height *L*, sandwiched between two electrodes, has a low resistance region of height *w* and a high resistance region of height *L* − *w*. The memristor is considered to be divided into two regions. Both regions are separated by a boundary wall at position *w*, which moves up and down with the amount of charge that has flown through the memristor (in the case of being current/charge driven) or the accumulated flux (in case of being voltage/flux driven). The memristor would behave as two variable resistors in series. The total effective resistance of the memristor would be described by $$R = R_{\text{ON}}\frac{w}{L} + R_{\text{OFF}}\left( {1 - \frac{w}{L}} \right)$$

This *moving wall model* can approximate phenomena like migration of oxygen ions (Nian et al., [@B62]) and vacancies (Yang et al., [@B94]), the lowering of Schottky barrier heights by trapped charge carriers at interfacial states (Hur et al., [@B36]), and the phase-change in some PCM (phase change materials) devices (Wuttig and Yamada, [@B93]).

However, resistive switching effects in dielectric-based devices have normally been assumed to be caused by conducting filament formation across the electrodes, although the understanding and modeling of these phenomena remains controversial. As a matter of fact, some researchers are observing the formation and annihilation of nanoscale width conducting filaments in memristors (Kwon et al., [@B46]; Yang et al., [@B95]). Precise modeling of this phenomenon is still under research (Shihong et al., [@B82]). However, let us here propose the following very simplified view to approximate this physical mechanism. Figure [3C](#F3){ref-type="fig"} illustrates schematically a memristor with several conducting filaments between the two electrodes. The number of filaments or their cross-sectional area would increase or decrease with memristor operation. Let us call now *w* the total cross sectional area of the effective conducting filaments at a given instant in time, and *S* the total cross section area of the memristor. The filaments present high conductivity (low resistivity), while the bulk presents much lower conductivity (high resistivity). All formed parallel filaments behave as one effective resistance of low resistance, while the rest of the bulk behaves as another higher resistivity resistor. Therefore, now the memristor behaves as two variable resistors in parallel. Consequently, its total conductance (inverse of resistance) could be described as $$G = G_{\text{ON}}\frac{w}{S} + G_{\text{OFF}}\left( {1 - \frac{w}{S}} \right)$$ where *G*~ON~ is the conductance per effective cross section area of the filaments, and *G*~OFF~ is the conductance per effective cross section area of the filament-less bulk material. Parameter *w* would change from 0 to *w*~max~, the maximum possible effective cross section area of total conducting filaments (*w*~max~ ≤ *S*).

This changing cross section description not only approximates filament formation/annihilation phenomena, but also some other gradual cross section area variations observed in some phase-change or ferroelectric-domains-based materials (Chanthbouala et al., [@B15]).

As we will highlight later in sections 4 and 5, whether a memristor is better described by the moving wall model or the filament formation/annihilation model, impacts severely on the resulting type of STDP learning mechanism. The latter yields an additive type of STDP, while the former results in a quadratic type STDP. Note that a memristor can be either voltage/flux or current/charge driven, independently of whether it is a "wall" or a "filament" memristor.

3. Spike-timing-dependent-plasticity
====================================

STDP is the ability of natural or **artificial synapses** to change their strength according to the precise timing of individual pre- and/or post-synaptic spikes (Gerstner et al., [@B32], [@B31]; Markram et al., [@B54]; Bi and Poo, [@B4], [@B5]; Zhang et al., [@B100]; Feldman, [@B26]; Mu and Poo, [@B61]; Cassenaer and Laurent, [@B12]; Jacob et al., [@B40]; Young, [@B96]; Finelli et al., [@B28]; Masquelier et al., [@B56], [@B57]). A nice overview of STDP and its history can be found elsewhere (Sjöström and Gerstner, [@B83]). STDP learning in biology is inherently asynchronous and on-line, meaning that synaptic incremental update occurs while neurons and synapses transmit spikes and perform computations. This contrasts to more traditional learning rules, like backpropagation (Rojas, [@B73]), where first neurons and synapses perform signal aggregation and neural state update (we call this here "performing phase") and then synaptic updates are computed and applied (we call this here "weight update phase") alternating these two phases during training. Even early proposals for memristor-based STDP learning implementations used artificial time-multiplexing to alternate continuously and synchronously between "performing" and "weight update" phases (Snider, [@B84]), thus requiring global system-wide synchronization. This can become a severe handicap when scaling up systems to arbitrary size. Here we show a fully asynchronous implementation for memristor-based STDP where "performing" and "weight update" phases happen simultaneously in a natural manner, as in biology (Linares-Barranco and Serrano-Gotarredona, [@B52],[@B51]; Zamarreño-Ramos et al., [@B98]), where there is no need for any global synchronization. Other researchers have proposed variations around these ideas (Bichler et al., [@B6]; Kuzum et al., [@B45]).

Figure [3D](#F3){ref-type="fig"} shows the change of synaptic strength (in percent) measured experimentally from biological synapses as function of relative timing Δ*T* = *t*~pos~ − *t*~pre~ between the arrival time *t*~pre~ of a pre-synaptic spike and the time *t*~pos~ of generation of a post-synaptic spike. Although the data shows stochasticity, we can infer an underlying interpolated function ξ(Δ*T*) as shown in Figure [3E](#F3){ref-type="fig"}.

ξ

(

Δ

T

)

=

{

a

\+

e

−

Δ

T

/

τ

\+

if

Δ

T

\>

0

−

a

−

e

Δ

T

/

τ

−

if

Δ

T

\<

0

For a causal pre to post spike timing relation (Δ*T* \> 0) the strength of the synapse is increased, while for an anti-causal relation (Δ*T* \< 0) it is decreased. In the case of synapses with negative synaptic strength (as in some artificial realizations), the reversed version shown in Figure [3F](#F3){ref-type="fig"} can be used. Microchip CMOS circuit implementations of **STDP** rules that follow the description of Equation (7) have been reported (Indiveri et al., [@B38]), which result in about 30 transistors per plastic synapse, thus demonstrating the very high cost of their hardware realization. Let us call this *double-spike STDP*, since the weight will be updated after the arrival of the second spike (either pre- or post-synaptic).

Alternative variations of STDP have been proposed that do not require the intervention of both pre- and post-synaptic spikes (Brader et al., [@B9]), resulting in slightly less complex circuit implementations (Mitra et al., [@B60]). Let us call this *single-spike STDP*, since the weight will be updated after the arrival of pre-synaptic spikes only. This single-spike STDP rule updates the synaptic weight depending on the value of two local neural soma state variables. The first one is the membrane voltage *V*(*t*) and the second one is an auxiliary state variable *C*(*t*) proportional to the neuron\'s firing rate and equivalent to the biological neuron\'s Calcium concentration, which has the following dynamics $$\overset{˙}{C} = - \frac{C(t)}{\tau_{C}} + J_{C}{\sum\limits_{i}{\delta(t - t_{i})}}$$ where *J*~*C*~ represents the contribution of one single post-synaptic spike and the time constant τ~*C*~ is comparable to the STDP learning window Δ*T*. The synaptic weight variable ξ is updated only when a pre-synaptic spike occurs at time *t*~pre~. The synaptic strength is increased or decreased by fixed size steps \|*a*^±^\| depending on the instantaneous values of *V*(*t*~pre~) and *C*(*t*~pre~) with respect to a given set of global thresholds {θ~*v*~, θ^*l*^~up~, θ^*h*^~up~, θ^*l*^~down~, θ^*h*^~down~}, as: $$\text{\!\!}\xi(t_{\text{pre}}) = \left\{ \begin{matrix}
{a^{+}\text{~~~~if~}V(t_{\text{pre}}) > \theta_{v}\text{~~and}} \\
{\theta_{\text{up}}^{l} < C(t_{\text{pre}}) < \theta_{\text{up}}^{h}} \\
{- a^{-}\text{~~~~~if~}V(t_{\text{pre}}) < \theta_{v}\text{~~~~and}} \\
{\text{~~~~}\theta_{\text{down}}^{l} < C(t_{\text{pre}}) < \theta_{\text{down}}^{h}} \\
\end{matrix} \right.$$

Additionally, in this model the synaptic strength drifts slowly toward its upper or lower bound depending on whether it is above or below an intermediate threshold.

Both types of STDP rules, double-spike and single-spike, are very expensive to implement in conventional CMOS microchips (Indiveri et al., [@B38]; Fieres et al., [@B27]; Khan et al., [@B43]; Mitra et al., [@B60]). However, as we will see in the next section, both can be implemented with just one memristor per synapse if appropriate peripheral signal conditioning neurons are used in **hybrid CMOS/memristor** realizations.

Independently on whether STDP is either double-spike or single-spike, it is said to be either additive, multiplicative or quadratic if it additionally depends or not on the actual synaptic strength. If the STDP update is independent of the actual synaptic strength, it is said to be additive. Additive STDP requires the weight values to be bounded to an interval because weights will stabilize at one of their boundary values (van Rossum et al., [@B88]; Rubin et al., [@B74]). If the synaptic update is proportional to actual synaptic strength, it is called *multiplicative STDP* and weights may stabilize to values intermediate to their boundaries (van Rossum et al., [@B88]; Rubin et al., [@B74]; Gütig et al., [@B34]). If the synaptic weight update is proportional to the square of actual synaptic strength, we call it *quadratic STDP* (Zamarreño-Ramos et al., [@B98]).

4. Memristors and CMOS neurons for double-spike STDP
====================================================

The more traditional double-spike STDP learning rule \[as modeled by Equation (7)\] can, in theory, be implemented by (Zamarreño-Ramos et al., [@B98]) (a) using a particular type of voltage/flux driven memristor (Jo et al., [@B41]) whose operation might be approximated by Equation (2) with (see Figure [3G](#F3){ref-type="fig"}) $$f(v_{\text{MR}}) = \left\{ \begin{array}{l}
{I_{o}\text{~~~~sign}(v_{\text{MR}})\left\lbrack {e^{|v_{\text{MR}}|/v_{o}} - e^{v_{\text{th}}/v_{o}}} \right\rbrack} \\
{\text{~~~~~~~~if}\left| v_{\text{MR}} \middle| > v_{\text{th}} \right.} \\
{0\text{~~~~~~otherwise}} \\
\end{array} \right.$$ and bounded synaptic strength *w* ∈ \[*w*~min~, *w*~max~\], while (b) providing appropriately shaped pre- and post-synaptic spikes available at both synapse (memristor) electrodes (Zamarreño-Ramos et al., [@B98]). For example, consider a pair of identical pre- and post-synaptic spikes with a shape resembling that of biological spikes, with an on-set duration \|*t*^+^~ail~\| and a tail of duration \|*t*^−^~ail~\|, as shown in Figure [3H](#F3){ref-type="fig"}, $$\text{spk}(t) = \left\{ \begin{array}{l}
\begin{array}{ll}
\begin{array}{l}
{A_{\text{mp}}^{+}\frac{e^{t/\tau^{+}} - e^{- t_{\text{ail}}^{+}/\tau^{+}}}{1 - e^{- t_{\text{ail}}^{+}/\tau^{+}}}} \\
{- A_{\text{mp}}^{-}\frac{e^{- t/\tau^{-}} - e^{- t_{\text{ail}}^{-}/\tau^{-}}}{1 - e^{- t_{\text{ail}}^{-}/\tau^{-}}}} \\
\end{array} & \begin{array}{l}
{\text{if~} - t_{\text{ail}}^{+} < t < 0} \\
 \\
{\text{if~~}0 < t < t_{\text{ail}}^{-}} \\
\end{array} \\
\end{array} \\
{0\text{~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~otherwise~~~}} \\
\end{array} \right.$$

Under these circumstances, memristor voltage is *v*~MR~(*t*, Δ*t*) = α~pos~*spk*(*t*) − α~pre~*spk*(*t* + Δ*t*) and from Equations (2, 10) synaptic strength update can be computed as $$\text{\!\!}\Delta w(\Delta T) = {\int{f\left( {v_{\text{MR}}(t,\ \Delta T)} \right)dt = \xi(\Delta T)}}$$ which has been shown to result in the same shape illustrated in Figure [3E](#F3){ref-type="fig"} (Zamarreño-Ramos et al., [@B98]). Furthermore, by reshaping the spike waveform one can fine tune or completely alter the STDP learning function ξ(Δ t), as illustrated in Figure [4](#F4){ref-type="fig"} (Linares-Barranco and Serrano-Gotarredona, [@B51]). This way, by building neurons with a given degree of shape programmability, it is possible to change the STDP learning function at will, depending on the application, or make it evolve in time as learning progresses.

![**Illustration of influence of action potential shapes on the resulting STDP memristor weight update function ξ(Δ *T*).** Memristor upper and lower thresholds are normalized to amplitudes ±1.0. From **(A1,A2)** to **(E1,E2)** the same spike waveform travels forward and backward. In **(F1,F2)** the forward and backward waveforms are the same but have opposite polarity. In **(G1,G2)** to **(H1,H2)** the forward and backward waveforms are different. In **(G1,G2)**, the positive pulse of the backward waveform exceeds amplitude +1.0, thus producing negative STDP update whenever there is a post-synaptic spike alone **(G2)**; otherwise if pre- and post-synaptic spikes happen within a given time window, there will be positive STDP update.](fnins-07-00002-g0004){#F4}

Figure [5A](#F5){ref-type="fig"} shows a way of interconnecting memristors and CMOS neurons for STDP learning. Triangles represent the neuron soma, being the flat side its input (dendrites) and the sharp side the output (axon). Dark rectangles are memristors, representing each one synaptic junction. Each neuron controls the voltage at its input (*V*~post~ in Figure [5B](#F5){ref-type="fig"}) and output (*V*~pre~ in Figure [5B](#F5){ref-type="fig"}) nodes. When the neuron is not spiking it forces a constant voltage at both nodes, while collecting through its input node the sum of input synaptic spike currents coming from the memristors, which contribute to changing the neuron internal state. When the neuron spikes, it sets a one-spike waveform at both input and output nodes. This way, they send their output spikes forward as pre-synaptic spikes for the destination synaptic memristors, but also backward to preceding synaptic memristors as post-synaptic spikes. Zamarreño et al. showed extensive simulations on these concepts, and how one can change from STDP to anti-STDP by switching polarities of spikes or memristors (Zamarreño-Ramos et al., [@B98]). For example, Figures [4F1,F2](#F4){ref-type="fig"} illustrate the case where forward and backward spikes have opposite polarities, resulting in a symmetric STDP update function ξ(Δ*T*). Figures [4G1,G2](#F4){ref-type="fig"} illustrate an example where forward and backward spikes are different, with the backward spike such that its positive part exceeds the positive memristor threshold (*v*~th~ = 1.0). This produces LTD (long term depression) or negative STDP update whenever there is a post-synaptic spike sufficiently apart from a pre-synaptic one; and produces LTP (long term potentiation) if pre- and post-synaptic spikes happen within a given time window (Bichler et al., [@B7],[@B6]). Figures [4H1,H2](#F4){ref-type="fig"} illustrate a similar STDP update behavior, except that update (whether positive or negative) is restricted to a constraint time window.

![**(A)** Example of memristors and CMOS neuron circuits arrangement for achieving STDP learning: feed-forward neural system with three layers of neurons and two fully connecting synapse crossbars. **(B)** Details of parts around one post-synaptic neuron. While a neuron is silent, it sets a constant DC voltage at its input (*V*~post~) and output (*V*~pre~) nodes. When a neuron is sending a spike, it sets a voltage spike at both nodes. **(C)** Implementation of single-spike STDP: block diagram of CMOS neuron together with single memristor synapse connected between pre- and post-synaptic neurons, **(D)** example spike waveform with negative square neural activation shape, and **(E)** example spike waveform with positive more biological neural activation shape.](fnins-07-00002-g0005){#F5}

If the system is structured into neural layers (for example, Figure [5A](#F5){ref-type="fig"} shows a 3-neuron-layer system) with **memristive synapses** in between, then for each layer all pre-synaptic neurons should have the same forward spike shape and all post-synaptic neurons should have the same backward shape. This way, all memristive synapses between these two neural layers will have the same STDP function ξ(Δ*T*).

4.1. Additive or quadratic STDP with memristors
-----------------------------------------------

In all these circuits, synaptic strength is the conductance *G* of the memristor: the higher the conductance of a memristor *G* is (or the lower its resistance *R* = 1/*G* is) the stronger the synaptic efficiency will be, as it will let more current through and thus affect more strongly the destination neuron state. Therefore, if the memristors used obey a "*moving wall*" model (see Equation 5), then STDP update Δ *w* = ξ(Δ*T*) changes wall position *w*, which from Equation (5) is directly proportional to resistance $$\begin{array}{l}
{\Delta R(\Delta T) = (R_{\text{ON}} - R_{\text{OFF}})\frac{\Delta w(\Delta T)}{L}} \\
{\text{~~~~~~~~~~~~} = \rho\xi(\Delta T)} \\
\end{array}$$ where ρ is a constant. Consequently, synaptic strength *G* = 1/*R* will change as $$\begin{array}{l}
{\Delta G(\Delta T) = - \frac{\Delta R(\Delta T)}{R^{2}}} \\
{\text{~~~~~~~~~~~~~} = - G^{2}\Delta R(\Delta T) \propto - G^{2}\rho\xi(\Delta T)} \\
\end{array}$$

This means that synaptic strength update would follow a quadratic STDP learning rule.

If the memristor physics is better represented by the inter-electrode filament formation/annihilation model, then synaptic update would change parameter *w* of Equation (6), which is now directly proportional to memristor conductance (synaptic strength), $$\Delta G(\Delta T) = \frac{G_{\text{ON}}}{S}\Delta w(\Delta T) = \gamma\xi(\Delta T)$$ where γ is a constant. Therefore, synaptic update would be independent of actual weight (conductance) and the resulting STDP update rule is said to be of additive type. Note that Equations (10--12) and the resulting functions ξ(Δ*T*) in Figure [4](#F4){ref-type="fig"} are common for both "wall" and "filament" models.

5. Memristors and CMOS neurons for single-spike STDP
====================================================

For the case of the alternative single-spike STDP rule \[as defined by Equations (8, 9)\] we can use the same circuit topology shown in Figures [5A,B](#F5){ref-type="fig"}, but with different neuron circuits and spike shapes. Figure [5C](#F5){ref-type="fig"} shows one memristor connected between a pre-synaptic neuron generating voltage *V*~pre~(*t*) = *spk*(*t*) and a post-synaptic neuron that sets a given DC level at *V*~pos~(*t*). Figures [5D,E](#F5){ref-type="fig"} show possible waveforms for the output spike *spk*(*t*). It must be such that its amplitude is confined below the thresholds ±*v*~th~ of Figure [3G](#F3){ref-type="fig"}. We distinguish two parts: two sequential opposite sign square pulses during a time *t*~stdp~, and one synapse activation waveform for neural integration of duration *t*~nint~, with *t*~stdp~ « *t*~nint~. During times *t*~stdp~ the synapses connected to *V*~pre~ may experience weight update. During times *t*~nint~ the post-synaptic neurons would add the contribution of this pre-synaptic spike to their internal integrated state. The CMOS neuron in Figure [5C](#F5){ref-type="fig"} can be designed containing a current sensing circuit (made of the opamp with resistive feedback) which sets the voltage at the neuron input node *V*~pos~. This current sensing circuit collects all currents provided by all synaptic memristors connected to the neuron input node *V*~pos~. The total instantaneous current sensed drives blocks *V*(*t*) and *C*(*t*) which compute, respectively, the neuron membrane voltage and the calcium variable (see Equation 8). These two instantaneous state variables are monitored by block "*DC level*" which generates a DC output level of three possible values: either zero, positive or negative, according to Equation (9). This DC level is copied to node *V*~pos~ only during times *t*~stdp~ whenever some pre-synaptic neuron starts to spike. If *V*~pos~ = 0 then memristor voltage is equal to *spk*(*t*) during time *t*~stdp~ of a pre-synaptic spike production and is confined within the thresholds in Figure [5D](#F5){ref-type="fig"}. Under these circumstances, no synaptic strength update is produced. However, if the DC level at *V*~pos~ is set to either the positive or negative output value, the memristor voltage is either shifted up or down during *t*~stdp~, and it will overpass one of the two thresholds, resulting in either an increment or decrement of synaptic strength update. The contribution of one spike to synaptic strength update is controlled by the height of the two first positive and negative steps of *spk*(*t*) during time *t*~stdp~. Both have equal area and thus do not contribute to *V*(*t*) or *C*(*t*) if *V*~pos~ = 0. However, if *V*~pos~ ≠ 0 the symmetry is broken and there would be an undesired contribution. For this reason, current integration at *V*(*t*) and *C*(*t*) needs to be inhibited during times *t*~stdp~. During times *t*~nint~ of *spk*(*t*), the waveform must be such that it always falls below the memristor thresholds and will not affect synaptic weight update. However, its area (shown in green in Figures [5D,E](#F5){ref-type="fig"}, and which can be made either positive or negative) will contribute to the change in *V*(*t*) and *C*(*t*). This way, the parameters that control synaptic update and shape of function ξ(*t*~pre~) are fully decoupled from the parameters that control neural state variables update. This differs from the case of the conventional double-spike STDP, where these parameters are coupled (Zamarreño-Ramos et al., [@B98]).

In the case of single-spike STDP, as in the case of the double-spike STDP, if a "*wall model*" memristor is used the resulting STDP learning would be of quadratic type. Otherwise, using a "*filament formation/annihilation*" memristor results in additive STDP learning.

6. An application: extracting visual features
=============================================

Memristors can be used in unsupervised learning models of the visual cortex, and hence extract statistical structure from visual information without requiring supervised labeling. In a first attempt to simulate the early visual system, we used a simple feed-forward set up combining an artificial spiking retina (Lichtsteiner et al., [@B50]) and a **spiking neural network** mimicking V1 (Zamarreño-Ramos et al., [@B98]). The artificial retina sensed the external world in a continuous (frame-free) manner, and generated spikes that were asynchronously propagated, as they flowed in, through the feed-forward network. In the V1 layers, neurons were equipped with memristor-based quadratic STDP (simulated). As the system was exposed to natural stimuli, memristors gradually put strong weights on retinal ON- and OFF-center cells with receptive fields aligned in the visual space---because those had correlated spike times---leading to orientation selectivity, in accordance with Hubel and Wiesel\'s classic model (Hubel and Wiesel, [@B35]). It is worth mentioning that there was no absolute reference time such as a frame onset, yet information was encoded and decoded in the relative spike times. More recently, we have reproduced these results in a more biologically detailed model, which also included the lateral geniculate nucleus (Masquelier, [@B55]). Other researchers have followed similar paths with simpler STDP learning functions (as in Figure [4G2](#F4){ref-type="fig"}) (Bichler et al., [@B7]) and proposed PCM-based hardware implementations (Bichler et al., [@B6]). Future work will evaluate memristors in subsequent layers, mimicking higher order neurons. We expect that selectivity to more complex visual features will emerge.

Notably, biological hardware is incredibly slow: neurons cannot fire more than a few hundred spikes per second, and those impulses propagate on axons between neurons with a velocity of 1--2 m/s. Spike-driven chips and memristors could be several orders of magnitude faster, and thus could emulate the biological visual system much faster than real time. For example, switching times in the order of nano seconds have been demonstrated for some Hf-based resistive switches of 10×10 nm size (Govoreanu et al., [@B33]). This is particularly appealing for visual learning, which takes months, if not years, in humans. But there is no reason why memristors could not, for example, extract visual features from huge image databases in a few seconds... We thus speculate that this line of research will yield revolutionary results in the next decade.

7. Summary and discussion
=========================

In the present paper we reviewed ways of exploiting memristors to implement high density physical neural hardware equipped with STDP. We considered two types of memristor models, the "moving wall" model which results in quadratic STDP, and the "filament formation/annihilation" model which results in a more conventional additive STDP. We also considered two types of STDP rules: the conventional double-spike rule and a more elaborate and biologically realistic single-spike rule. Finally, we briefly reviewed an application for artificial vision learning systems that mimics the operation of the visual cortex.

Large scale neural memristive STDP systems have not been built yet. As memristors are nano-scale devices, they will certainly suffer from significant inter-device parameter mismatch. Querlioz et al. ([@B71]) have analyzed the impact of device parameter mismatch on the performance of STDP learning with memristors using a learning rule similar to the one shown in Figure [4G](#F4){ref-type="fig"} and have observed very smooth performance degradation even for parameter dispersions as high as 25--50%. Homeostasis, at the neural firing sensitivity level, can be a mechanism to help in compensating synaptic variability (Querlioz et al., [@B71]). Alternatively, certain STDP functions (like the one in Figure [4G](#F4){ref-type="fig"}) capable of firing with either one single pre- or post-synaptic spike can induce homeostasis as well (Sjöström and Gerstner, [@B83]).

In summary, synaptic behavior mismatch is an important concern, but researchers are already proposing possible solutions. It remains, however, to physically build such systems at a large scale and verify *in situ* their reliability, mismatch, and other non-ideal effects, and determine if the proposed solutions are sufficient to make them work reliably and efficiently.
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^1^Wafer: microchips are fabricated on silicon wafers (with diameter ranging from 1″ to about 18″), which can hold several hundreds or thousands of individual chips that are later on cut and encapsulated into chip packages. The FACETS/BrainScaleS project is a wafer-scale design, meaning that the wafer is not cut into individual chips, but the whole wafer is used as a unit circuit.

^2^ARM stands for "Acorn Risk Microprocessor" and is the name of a company providing embedded microprocessors for a variety of more complex chips, like cellular phones, usb-sticks, etc.

^3^CMOS stands for "Complementary Metal Oxide Semiconductor" and refers to the most standard technology used for microchip fabrication.

^4^In asynchronous systems no clock is required, as opposed to conventional digital computing systems. Consequently, there is no centralized time keeper that enforces actions to happen in lock-step with each other.

^5^By "static" we mean it is not altered by changes of the above electrical quantities, or by their history, integrals, derivatives, etc. These "static" curves can, however, be time-varying if the change is caused by an external agent. For example, a motor driven potentiometer would have a "static" *i*/v curve that is time varying.

Memristor

:   Two terminal electronic device which operates similar to a resistor, but whose resistance changes dynamically as the device is being used.

Spike-Timing-Dependent-Plasticity (STDP)

:   One type of learning rule for artificial synapses in spiking neural networks, where the synaptic update depends on the timing characteristics of individual spikes at the synapse terminals.

Artificial learning synapses

:   Artificially manufactured device that behaves similar to a biological synapse, e.g., it\'s communication strength (or synaptic weight) changes as the device is used according to some learning rule.

Nanoscale artificial synapse

:   This is an artificial synapse made using some device whose dimensions are below the micron (10^−6^ m).

Tunable STDP

:   STDP learning rule whose mathematical description can be made to change in time.

Hybrid nano/CMOS neural system

:   Artificial neural network system built using conventional microchip technology (CMOS) combined with presently emerging nanoscale devices.

Memristive synapses

:   Artificial synapses built using memristors.

Spiking Neural Network

:   Network of neurons that interchange information among them using "spikes." Spikes are abstractions of biological spikes (also called action potentials). In some electronic spiking neural networks, spikes have similar waveform shapes than in biology, but normally in electronics systems spikes are much simpler being represented by a square digital pulse.
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